FPGA Silicon Design Engineer
149.1k - 213k USD AnnuallySan JoseSep 9
About the job
FPGA Silicon Design Engineer for Altera semiconductors project in San Jose
Requirements
- verilog
- systemverilog
- python
- perl
- tcl
- shell
- git
Source: Telegram channel RVC | Global | IT Job - Remote & Relocation
Employer contact is hidden
Sign up and upload your resume to unlock the direct contact for this job and a personal feed of similar ones from hundreds of Telegram channels. First 3 days free, no card.
Get the employer's contact