Senior ASIC Design Verification Engineer
ethernoviaRemoteSep 29
About the job
Senior ASIC Design Verification Engineer role with 10 years of experience, focusing on semiconductor and automotive networking technology
Requirements
- verilog
- systemverilog
- python
- tcl
- c
- c++
Source: Telegram channel RVC | Global | IT Job - Remote & Relocation
Employer contact is hidden
Sign up and upload your resume to unlock the direct contact for this job and a personal feed of similar ones from hundreds of Telegram channels. First 3 days free, no card.
Get the employer's contact